Abstract-This paper analyzes the PROFIBUS-DP and physical layer signals states, DP time series and other characteristics. In the past, PROFIBUS-DP HUB common problems of poor universal apply, shape communication is more time-consuming, required message analysis, Drop frame etc, this paper propose a new design of PROFIBUS-DP HUB which based on FPGA. The design contain a detector which used to monitor the physical layer signal state of the DP bus, use of FPGA synthesis logic signal, could control the direction of data flow in the physical layer, and Unrelated with the upper layer protocol, without message analysis, compliance the protocol which used the standard RS-485, and baudrate-adaptive.
II. PROFIBUS-DP
PROFIBUS-DP uses the ISO/OSI model, Layer 1(Physical Layer, PHY), Layer 2 (Data Link Layer, FDL) and Layer 7 (Application Layer). The Physical Layer is specified the standard EIA RS-485, and the traffic rate is from 9.6kbps to 12Mbps [2, 3, 6] . IEC 1158-2 specified the station number of PROFIBUS-DP is 126 (station address from 0 to 125 contain master and slave station) [4] . In the one segment of PROFIBUS-DP, the maximum station is 32. DP HUB or DP Repeater device requires the use, if want to connect more stations or change the network topology. As figure shown, DP HUB or DP Repeater divided the DP network into many subnet segments [7] . Each interface of DP HUB is a Repeater, which can independently drive a PROFIBUS subnet segment, and connect up to 31 stations. 
A. Timing of PROFIBUS-DP
PROFIBUS-DP specified the frame structure and the bus timing to ensure the frame can be correct transmitted on the bus, and defined some parameters to ensure the interval transmitted time, delay time, and the maximum allowable waiting time. The main parameters were shown as follow [6] . B. DP HUB PROFIBUS-DP used master and slave communication protocol and token-ring between the master stations, to avoid more than one station in the network to send frames at the same time, ensure the correctness communication. The basic function of DP HUB or other Repeater devices: When any one port receive message from DP bus, the other ports should be timeliness and correct forwarded out the message. DP HUB in order to ensure the data forwarding accurately and, which should be know the frame start and stop bit for each frame. By monitoring the change of DP bus state in the Physical Layer can help to judge whether the port received a start bit data. It's relatively difficult judge the stop bit of message frame, at present, there are mainly two kinds of algorithms: The first one required message analysis, then read the content information of DP frame length byte, which can accurately calculate the frame stop bit position. Another one needed not message analysis, only by processing the logic signal in the physical layer signal, unrelated with the upper layer protocol.
1) message analysis
There are four frame types in the PROFIBUS-DP Data Link Layer as following, including : fixed-length data fields and no data frame (SDl), Variable length data (SD2), Fixed length data (SD3), the token frame (SD4), Brief acknowledgement frame (SC).
The master baud rate is should be know first before message analysis. PROFIBUS-DP supports 10 kinds of baud rate, according to the order from low to high (vice versa), with the baud rate to communicate that so-called "exhaustive". If the stipulated time or retry is not matching the correct message frame, then use the next baud rate, until a successful match. With the right baud rate can finish the message analysis, read the content information of length byte, which can help to accurately calculate the stop bit of the frame.
The algorithm advantages is able to accurately calculate the stop bit of the frame, the disadvantage is complex algorithm, shape communication is more time-consuming, which need to try 5*10-1 times in theory, and poor universal application.
2) Non message analysis
Non message analysis, need not match the right baud rate, and do not finish message analysis, which forwarding the received frame, only by analysis logic signal of DP signal in the physical layer. That is: when any port of DP HUB bus state is low level signal (the bus's idle state is high level), the other port is arranged to transmit state, and bit by bit forwarding. When the low level change into high level, the other port should be receive state, and wait to forward out the receive frame.
The method of Non message analysis is easy to implement, without detecting stop bit of frame. The disadvantage is the low level signal interfere the other port, disrupt the right state and broadcast the error to the other ports, even paralysis the whole bus network, when a port is receiving state.
III. Analysis and Design
This paper proposed a new design of DP HUB, as shown in Figure 2 . Bus transceiver processed the DP bus signal receive and transmit. The detector processed DP original A, B level signal, the logical result is Q_S. The FPGA is used to comprehensive and analysis the logic signal, which could control the direction of data flow in the physical layer, Unrelated with the upper layer protocol, without DP's packet analysis, compliance with the standard RS-485, and baudrate-adaptive. 
A. State machine
As shown in Figure 3 , there are three states of DP HUB: S0 wait to receive state; S1 receive and forward state; S2 ended forward state. S0: After power-on reset, bus transceiver of each channel are set to receive state, monitoring start bit of frame at the same time. S1: At some point detect start bit of frame in any channel, the other channels transceiver are set to transmit state, and forwards the received frame from DP. S2: At some point detect ended bit of frame in any channel, each channel of transceiver are set to receive state, and system changed into the S0 state. 
B. Detector Design
Physical Layer of the PROFIBUS Specification NRZ (Non Return to Zero) coded data is transmitted via a twisted cable. A binary "1" is represented by a constant positive differential voltage between A and B of the bus, a binary "0" by a constant negative differential voltage. As shown in Figure 4 , when VA -VB> 200 mV (bus is idle VA is about 3V, VB is about 2V) the RXD of bus transceiver output logic high level. When the bus is busying, the RXD still output logic high level, when VA -VB > 2V (VA, VB maximum is about 4V, the minimum is about 1V). In order to distinguish bus idle and work state of Profibus DP, and ensure the frame forwarding accurately, DP HUB need to detect the start bit of frame. This paper designed a detector, which used to be detect Vamp amplitude signal and process logic signal, also meet the signal delay and large signal response. The figure 5 is the schematic diagram of detector. means inverted f(Diff) signal and Logic or RXD signal that received by the transceiver, QS signal is the output signal of the detector for changing the state of the DP bus, as shown in equation (6) , including the bus idle state into the working state from the "1 -> 0", and the working state into the idle state of "0 -> 1 ".
f Diff = 1 Vamp > 2 0 Vamp < 2 (4)
Qs = 1 DP idle 0 DP busy
As Figure 6 and 7 shown, the voltage amplitude and transmission delay of the input signal, the minimum value is less than 4ns, the rising and falling output signal settling time, respectively 35ns and 45ns, when the voltage amplitude is 1.5v of input signals, which satisfy the maximum baud rate of DP. 
C. Detect start and stop bits
The detector monitoring DP bus for real-time, and report the state of the bus. As figure 8 shown, FPGA detect the falling signals of QS, when the bus is idle state (The low level should be duration more than 1/4tbit, otherwise FPGA would filter the signal. The t BIT is 0.04us if Profibus DP use 12M baud rate). Figure 8 . The start bit of PROFIBUS-DP frame PROFIBUS-DP specified the bus idle time t SDR minimum is 11bits which between the last stop bit transmitted over and start bit of next a response message. Taking into account the communication baud rate may up to 12M, so the time is 0.92us. Therefore, to avoid the bus error, it must be finish the sending and receiving status change of bus transceiver within 0.92us. As the table 1 shown, the delay time of slave station corresponding to different bus rates. The figure 9 shown, when the QS is a rising edge of any channel, the RXD is high level and duration of less than 11bits, the bus is change into the idle state, the channel transceiver receives message is over. Figure 9 . The stop bit of PROFIBUS-DP DP HUB with 12M crystal, and 187.5k baud rates, FPGA process timing and logic state of the full PROFIBUS-DP SD3 frame as shown in Figure 10 . In the whole process of network communication, bus transceiver control RTS, receiving and waiting frame RTS is logic low level and forwarding frame RTS is logic high level. 
IV. CONCLUSIONS
This paper propose a new design of PROFIBUS-DP HUB, that resolved the past PROFIBUS-DP HUB have common problems of poor universal apply, shape communication is more time-consuming, required message analysis, Drop frame, etc. This design contain a detector which used to monitor the physical layer signal state of the DP bus, use of FPGA synthesis logic signal, could control the direction of data flow in the physical layer, and Unrelated with the upper layer protocol, without message analysis, compliance the protocol which used the standard RS-485, and baudrate-adaptive. Therefore, this new design had some practical value.
